Welcome![Sign In][Sign Up]
Location:
Search - DDS Verilog

Search list

[VHDL-FPGA-Verilogsin

Description: 能够实现正弦波的输出以及通过频率控制字与相位控制字控制正弦波的相位与频率。(The output of the sine wave can be realized and the phase and frequency of the sine wave can be controlled by two control words.)
Platform: | Size: 3072 | Author: BCQC | Hits:

[assembly languagedds_rom

Description: 基于查找表的DDS的Verilog实现,分为相位累加器模块、ROM模块和顶层DDS模块(Verilog implementation of DDS based on lookup table)
Platform: | Size: 3072 | Author: 呱啤教教主 | Hits:
« 1 2 ... 8 9 10 11 12 13»

CodeBus www.codebus.net